PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Zhou, Dian"

Author of the publication

copydeleteadd this publication to your clipboard
Foundational-circuit-based spice simulation.

, , , and . ISCAS, page 876-879. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dr. -Ing. Huan Zhou University of Stuttgart

Yangchao Zhou University of Stuttgart

Qian Zhou University of Stuttgart

 

Other publications of authors with the same name

Automated Technology Migration Methodology for Mixed-Signal Circuit Based on Multistart Optimization Framework., , , and . IEEE Trans. VLSI Syst., 23 (11): 2595-2605 (2015)An Efficient Method for Evaluating Analog Circuit Performance Bounds Under Process Variations., , , and . IEEE Trans. on Circuits and Systems, 59-II (6): 351-355 (2012)Integrating advanced reasoning into a SAT solver., , and . Science in China Series F: Information Sciences, 48 (3): 366-378 (2005)Layout decomposition co-optimization for hybrid e-beam and multiple patterning lithography., , , , , and . ASP-DAC, page 652-657. IEEE, (2015)A context-aware computing mediated dynamic service composition and reconfiguration for ubiquitous environment., , , , , and . IOT, page 16-23. IEEE, (2012)An Efficient Memory Partitioning Approach for Multi-Pattern Data Access via Data Reuse., , , , and . TRETS, 12 (1): 1:1-1:22 (2019)An efficient Sylvester equation solver for time domain circuit simulation by wavelet collocation method., , , and . ISCAS (4), page 664-667. IEEE, (2003)Two-sided projection method in variational equation model order reduction of nonlinear circuits., , , , and . ISCAS (4), page 816-819. IEEE, (2004)Power-optimal simultaneous buffer insertion/sizing and uniform wire sizing for single long wires., , , and . ISCAS (1), page 113-116. IEEE, (2005)A Two-pole Circuit Model for VLSI High-speed Interconnection., , , , and . ISCAS, page 2129-2132. IEEE, (1993)