PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Tokunaga, Carlos"

Author of the publication

copydeleteadd this publication to your clipboard
A 22 nm All-Digital Dynamically Adaptive Clock Distribution for Supply Voltage Droop Tolerance.

, , , , and . J. Solid-State Circuits, 48 (4): 907-916 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Carlos Peiro Frasquet University of Stuttgart

Carlos Sánchez Delgado University of Stuttgart

Carlos Eduardo Jimenez University of Stuttgart

Carlos Rafael Castillo Saldarriaga University of Stuttgart

Carlos Victor Quijano Chavez University of Stuttgart

 

Other publications of authors with the same name

8.6 Enabling wide autonomous DVFS in a 22nm graphics execution core using a digitally controlled hybrid LDO/switched-capacitor VR with fast droop mitigation., , , , , , , , , and 2 other author(s). ISSCC, page 1-3. IEEE, (2015)A fully integrated charge sharing active decap scheme for power supply noise suppression., , , , , and . SoCC, page 374-379. IEEE, (2015)True Random Number Generator With a Metastability-Based Quality Control., , and . J. Solid-State Circuits, 43 (1): 78-85 (2008)Securing Encryption Systems With a Switched Capacitor Current Equalizer., and . J. Solid-State Circuits, 45 (1): 23-31 (2010)A 22 nm All-Digital Dynamically Adaptive Clock Distribution for Supply Voltage Droop Tolerance., , , , and . J. Solid-State Circuits, 48 (4): 907-916 (2013)A 409 GOPS/W Adaptive and Resilient Domino Register File in 22 nm Tri-Gate CMOS Featuring In-Situ Timing Margin and Error Detection for Tolerance to Within-Die Variation, Voltage Droop, Temperature and Aging., , , , , , and . J. Solid-State Circuits, 51 (1): 117-129 (2016)Aging-aware Adaptive Voltage Scaling in 22nm high-K/metal-gate tri-gate CMOS., , , , and . CICC, page 1-4. IEEE, (2015)Dynamic variation monitor for measuring the impact of voltage droops on microprocessor clock frequency., , , , , , , , , and . CICC, page 1-4. IEEE, (2010)Design for test and reliability in ultimate CMOS., , , , , , , , , and 4 other author(s). DATE, page 677-682. IEEE, (2012)Adaptive and Resilient Circuits for Dynamic Variation Tolerance., , , , and . IEEE Design & Test, 30 (6): 8-17 (2013)