PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Ziesemer, Adriel"

Author of the publication

copydeleteadd this publication to your clipboard
An Educational Tool for Design Automation of CMOS Cells.

, , and . MSE, page 149-150. IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Ziesemer, Adriel
add a person with the name Ziesemer, Adriel
 

Other publications of authors with the same name

An Educational Tool for Design Automation of CMOS Cells., , and . MSE, page 149-150. IEEE Computer Society, (2007)A study on layout quality of automatic generated cells., , , , and . ICECS, page 651-654. IEEE, (2010)Built-in aging monitoring for safety-critical applications., , , , , , and . IOLTS, page 9-14. IEEE Computer Society, (2009)Efficient timing closure with a transistor level design flow., , , , and . VLSI-SoC, page 312-315. IEEE, (2007)An automated design methodology for layout generation targeting power leakage minimization., , and . ICECS, page 81-84. IEEE, (2009)Automatic layout synthesis with ASTRAN applied to asynchronous cells., , , , and . LASCAS, page 1-4. IEEE, (2014)Predictive error detection by on-line aging monitoring., , , , , , , and . IOLTS, page 9-14. IEEE Computer Society, (2010)Low-sensitivity to process variations aging sensor for automotive safety-critical applications., , , , , , and . VTS, page 238-243. IEEE Computer Society, (2010)Transistor level automatic layout generator for non-complementary CMOS cells., and . VLSI-SoC, page 116-121. IEEE, (2007)A design flow for physical synthesis of digital cells with ASTRAN., , , , and . ACM Great Lakes Symposium on VLSI, page 245-246. ACM, (2014)