PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Pillonnet, Gaël"

Author of the publication

copydeleteadd this publication to your clipboard
Guest Editorial Introduction to the Special Issue on the 2022 IEEE International Solid-State Circuits Conference (ISSCC)

, , , , and . IEEE journal of solid state circuits, 57 (12): 3509-3513 (2022)
DOI: 10.1109/JSSC.2022.3212205

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dr. Gael Rigaud University of Stuttgart

 

Other publications of authors with the same name

A topological comparison of PWM and hysteresis controls in switching audio amplifiers., , , , and . APCCAS, page 668-671. IEEE, (2008)Dielectric Losses Considerations for Piezoelectric Energy Harvesting., , , and . J. Low Power Electronics, 14 (2): 244-254 (2018)ITAC: A complete 3D integration test platform., , , , , , , , , and 10 other author(s). 3DIC, page 1-4. IEEE, (2016)A phase-shift self-oscillating stereo class-D amplifier for battery-powered applications., , , , , and . ISCAS, page 769-772. IEEE, (2010)Loss analysis of flyback in discontinuous conduction mode for sub-mW harvesting systems., , , , , and . NEWCAS, page 1-4. IEEE, (2016)LDO-Assisted Voltage Selector Over 0.5-to-1V VDD Range for Fine Grained DVS in FDSOI 28nm with 200ns/V Controlled Transition., , , , and . ESSCIRC, page 202-205. IEEE, (2018)Capacitive adiabatic logic based on gap-closing MEMS devices., , , , , , and . PATMOS, page 1-6. IEEE, (2017)2.3 A 220GOPS 96-Core Processor with 6 Chiplets 3D-Stacked on an Active Interposer Offering 0.6ns/mm Latency, 3Tb/s/mm2 Inter-Chiplet Interconnects and 156mW/mm2@ 82%-Peak-Efficiency DC-DC Converters., , , , , , , , , and 18 other author(s). ISSCC, page 46-48. IEEE, (2020)Compact MEMS modeling to design full adder in Capacitive Adiabatic Logic., , , , and . ESSDERC, page 174-177. IEEE, (2018)Zero-derivative method of analog controller design applied to step-down DC-DC converters., , , and . ISCAS, page 2920-2923. IEEE, (2010)