Author of the publication

CSL: Coordinated and scalable logic synthesis techniques for effective NBTI reduction.

, , , , and . ICCD, page 236-243. IEEE Computer Society, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Analytical SPICE-Compatible Model of Schottky-Barrier-Type GNRFETs With Performance Analysis., , , , and . IEEE Trans. VLSI Syst., 24 (2): 650-663 (2016)Design and Evaluation of a Carbon Nanotube-Based Programmable Architecture., , and . International Journal of Parallel Programming, 37 (4): 389-416 (2009)A Routing Approach to Reduce Glitches in Low Power FPGAs., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 29 (2): 235-240 (2010)Technology Mapping and Clustering for FPGA Architectures With Dual Supply Voltages., , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 29 (11): 1709-1722 (2010)Flexible transition metal dichalcogenide field-effect transistors: A circuit-level simulation study of delay and power under bending, process variation, and scaling., , and . ASP-DAC, page 761-768. IEEE, (2016)High-level synthesis with behavioral level multi-cycle path analysis., , , , and . FPL, page 1-8. IEEE, (2013)FPGA accelerated DNA error correction., , , , and . DATE, page 1371-1376. ACM, (2015)Reconfigurable circuit design with nanomaterials., , and . DATE, page 442-447. IEEE, (2009)A SPICE-compatible model of graphene nano-ribbon field-effect transistors enabling circuit-level delay and power analysis under process variation., , , , , and . DATE, page 1789-1794. EDA Consortium San Jose, CA, USA / ACM DL, (2013)An Accurate GPU Performance Model for Effective Control Flow Divergence Optimization., , , and . IPDPS, page 83-94. IEEE Computer Society, (2012)