Author of the publication

Fast Flip-Chip Pin-Out Designation Respin for Package-Board Codesign.

, and . IEEE Trans. VLSI Syst., 17 (8): 1087-1098 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Mixed non-rectangular block packing for non-Manhattan layout architectures., , and . ISQED, page 257-262. IEEE, (2011)An Implementation of Performance-Driven Block and I/O Placement for Chip-Package Codesign., and . ISQED, page 604-607. IEEE Computer Society, (2008)PAGE: parallel agile genetic exploration towards utmost performance for analog circuit design., , and . DATE, page 1849-1854. EDA Consortium San Jose, CA, USA / ACM DL, (2013)A network-flow based algorithm for power density mitigation at post-placement stage., , and . DATE, page 1707-1710. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Cost-effective decap selection for beyond die power integrity., , , and . DATE, page 1-4. European Design and Automation Association, (2014)Striking the Balance between Content Diversity and Content Importance in Swarm-Based P2P Streaming System., , and . HPCC, page 653-660. IEEE, (2011)An Intelligent Agent for Personalized E-Learning., and . ISDA (1), page 27-31. IEEE Computer Society, (2008)Joint Cluster Routing and Sleep-Awake Scheduling for Energy-Efficiency in Wireless Sensor Networks., , , , and . iThings/GreenCom/CPSCom, page 526-531. IEEE Computer Society, (2014)Routability-driven bump assignment for chip-package co-design., , , and . ASP-DAC, page 519-524. IEEE, (2014)New Sorting Technique on Partial Distortion Search Using Two Bit-Transform for Fast Optimal Motion Estimation., , and . RVSP, page 276-279. IEEE Computer Society, (2011)