PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "de Clavijo, Paulino Ruiz"

Author of the publication

copydeleteadd this publication to your clipboard
Improving the Performance of Static CMOS Gates by Using Independent Bodies.

, , , , , , and . J. Low Power Electronics, 3 (1): 70-77 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chantal Ruiz University of Stuttgart

Jörg Desel

Das ist Informatik (Eds.) Springer, (2001)

Univ. -Prof. Dr. Gerd de Bruyn University of Stuttgart

Anda Degeratu University of Stuttgart

Daniel Del Gaudio University of Stuttgart

 

Other publications of authors with the same name

Minimalistic SDHC-SPI hardware reader module for boot loader applications., , , , , and . Microelectronics Journal, (2017)HALOTIS: high accuracy LOgic TIming simulator with inertial and degradation delay model., , , , and . DATE, page 467-471. IEEE Computer Society, (2001)Efficient Design and Implementation on FPGA of a MicroBlaze Peripheral for Processing Direct Electrical Networks Measurements., , , , , , and . IES, page 1-7. IEEE, (2006)Static Power Consumption in CMOS Gates Using Independent Bodies., , , , , , and . PATMOS, volume 4644 of Lecture Notes in Computer Science, page 404-412. Springer, (2007)Characterization of Normal Propagation Delay for Delay Degradation Model (DDM)., , , , and . PATMOS, volume 2451 of Lecture Notes in Computer Science, page 477-486. Springer, (2002)Internode: Internal Node Logic Computational Model., , , , , and . Annual Simulation Symposium, page 241-248. IEEE Computer Society, (2003)Signal Sampling Based Transition Modeling for Digital Gates Characterization., , , , , and . PATMOS, volume 3254 of Lecture Notes in Computer Science, page 829-837. Springer, (2004)A Proposal for a New Way of Classifying Network Security Metrics: Study of the Information Collected through a Honeypot., , , , and . QRS Companion, page 633-634. IEEE, (2018)Fast-Convergence Microsecond-Accurate Clock Discipline Algorithm for Hardware Implementation., , , , and . IEEE Trans. Instrumentation and Measurement, 60 (12): 3961-3963 (2011)Comprehensive Analysis on the Internal Power Dissipation of Static CMOS Cells in Ultra-Deep Sub-Micron Technologies., , , , , and . J. Low Power Electronics, 6 (1): 93-102 (2010)