Author of the publication

An analytical model of the overshooting effect for multiple-input gates in nanometer technologies.

, , , , and . ISCAS, page 1712-1715. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Inoue, Yasuaki
add a person with the name Inoue, Yasuaki
 

Other publications of authors with the same name

Formula-Based Method for Capacitance Extraction of Interconnects with Dummy Fills., , , , , , and . IEICE Transactions, 89-A (4): 847-855 (2006)A Novel Model for Computing the Effective Capacitance of CMOS Gates with Interconnect Loads., , , and . IEICE Transactions, 88-A (10): 2562-2569 (2005)A Low-Power Sub-1-V Low-Voltage Reference Using Body Effect., , , , and . IEICE Transactions, 90-A (4): 748-755 (2007)Modeling the Effective Capacitance of Interconnect Loads for Predicting CMOS Gate Slew., , , and . IEICE Transactions, 88-A (12): 3367-3374 (2005)Efficient Large Scale Integration Power/Ground Network Optimization Based on Grid Genetic Algorithm., , , and . IEICE Transactions, 88-A (12): 3412-3420 (2005)A Wide Dynamic Range Four-Quadrant CMOS Analog Multiplier Using Active Feedback., , , and . APCCAS, page 708-711. IEEE, (2006)A CMOS Sub-l-V nanopower current and voltage reference with leakage compensation., , and . ISCAS, page 4069-4072. IEEE, (2010)A low voltage CMOS rectifier for wirelessly powered devices., , , and . ISCAS, page 873-876. IEEE, (2010)An effective pseudo-transient algorithm for finding DC operating points of nonlinear circuits., , , and . ISCAS, IEEE, (2006)An interval algorithm for finding all solutions of nonlinear resistive circuits., , and . ISCAS (3), page 192-195. IEEE, (2003)