Author of the publication

Efficient Large Scale Integration Power/Ground Network Optimization Based on Grid Genetic Algorithm.

, , , and . IEICE Transactions, 88-A (12): 3412-3420 (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Inoue, Yasuaki
add a person with the name Inoue, Yasuaki
 

Other publications of authors with the same name

A Wide Dynamic Range Four-Quadrant CMOS Analog Multiplier Using Active Feedback., , , and . APCCAS, page 708-711. IEEE, (2006)An effective pseudo-transient algorithm for finding DC operating points of nonlinear circuits., , , and . ISCAS, IEEE, (2006)An interval algorithm for finding all solutions of nonlinear resistive circuits., , and . ISCAS (3), page 192-195. IEEE, (2003)A CMOS Sub-l-V nanopower current and voltage reference with leakage compensation., , and . ISCAS, page 4069-4072. IEEE, (2010)A low voltage CMOS rectifier for wirelessly powered devices., , , and . ISCAS, page 873-876. IEEE, (2010)A Highly Linear and Wide Input Range Four-Quadrant CMOS Analog Multiplier Using Active Feedback., , and . IEICE Transactions, 92-C (6): 806-814 (2009)Accurate Method for Calculating the Effective Capacitance with RC Loads Based on the Thevenin Model., , , , and . IEICE Transactions, 92-A (10): 2531-2539 (2009)A 3.5ppm/°C 0.85V Bandgap Reference Circuit without Resistors., , , , and . IEICE Transactions, 99-A (7): 1430-1437 (2016)A Novel Model for Computing the Effective Capacitance of CMOS Gates with Interconnect Loads., , , and . IEICE Transactions, 88-A (10): 2562-2569 (2005)Formula-Based Method for Capacitance Extraction of Interconnects with Dummy Fills., , , , , , and . IEICE Transactions, 89-A (4): 847-855 (2006)