Author of the publication

A Wide Dynamic Range Sparse FC-DNN Processor with Multi-Cycle Banked SRAM Read and Adaptive Clocking in 16nm FinFET.

, , , , , and . ESSCIRC, page 158-161. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Mobile Machine Learning Hardware at ARM: A Systems-on-Chip (SoC) Perspective., , and . CoRR, (2018)DNN Engine: A 28-nm Timing-Error Tolerant Sparse Deep Neural Network Processor for IoT Applications., , , and . J. Solid-State Circuits, 53 (9): 2722-2731 (2018)A Wide Dynamic Range Sparse FC-DNN Processor with Multi-Cycle Banked SRAM Read and Adaptive Clocking in 16nm FinFET., , , , , and . ESSCIRC, page 158-161. IEEE, (2018)ASV: Accelerated Stereo Vision System., , and . CoRR, (2019)UDC: Unified DNAS for Compressible TinyML Models., , , , , and . CoRR, (2022)A Low-Power 1-GHz Razor FIR Accelerator With Time-Borrow Tracking Pipeline and Approximate Error Correction in 65-nm CMOS., , and . J. Solid-State Circuits, 49 (1): 84-94 (2014)Modeling and characterization of the system-level Power Delivery Network for a dual-core ARM Cortex-A57 cluster in 28nm CMOS., , and . ISLPED, page 146-151. IEEE, (2015)A robust FIR filter with in situ error detection., , , , and . ISCAS, page 4185-4188. IEEE, (2010)Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators., , , , , , , , and . ISCA, page 267-278. IEEE Computer Society, (2016)FixyNN: Efficient Hardware for Mobile Computer Vision via Transfer Learning., , , , , and . CoRR, (2019)