A 16-Gb/s backplane transceiver with 12-tap current integrating DFE and dynamic adaptation of voltage offset and timing drifts in 45-nm SOI CMOS technology.
Bitte melden Sie sich an um selbst Rezensionen oder Kommentare zu erstellen.
Zitieren Sie diese Publikation
Mehr Zitationsstile
- bitte auswählen -
%0 Conference Paper
%1 conf/cicc/GangasaniHBRBFKSQXNRGWGSM11
%A Gangasani, Gautam R.
%A Hsu, Chun-Ming
%A Bulzacchelli, John F.
%A Rylov, Sergey V.
%A Beukema, Troy J.
%A Freitas, David
%A Kelly, William
%A Shannon, Michael
%A Qi, Jieming
%A Xu, Hui H.
%A Natonio, Joseph
%A Rasmus, Todd M.
%A Guo, Jong-Ru
%A Wielgos, Michael
%A Garlett, Jon
%A Sorna, Michael
%A Meghelli, Mounir
%B CICC
%D 2011
%E Patel, Rakesh
%E Andre, Tom
%E Khan, Aurangzeb
%I IEEE
%K dblp
%P 1-4
%T A 16-Gb/s backplane transceiver with 12-tap current integrating DFE and dynamic adaptation of voltage offset and timing drifts in 45-nm SOI CMOS technology.
%U http://dblp.uni-trier.de/db/conf/cicc/cicc2011.html#GangasaniHBRBFKSQXNRGWGSM11
%@ 978-1-4577-0222-8
@inproceedings{conf/cicc/GangasaniHBRBFKSQXNRGWGSM11,
added-at = {2012-04-24T00:00:00.000+0200},
author = {Gangasani, Gautam R. and Hsu, Chun-Ming and Bulzacchelli, John F. and Rylov, Sergey V. and Beukema, Troy J. and Freitas, David and Kelly, William and Shannon, Michael and Qi, Jieming and Xu, Hui H. and Natonio, Joseph and Rasmus, Todd M. and Guo, Jong-Ru and Wielgos, Michael and Garlett, Jon and Sorna, Michael and Meghelli, Mounir},
biburl = {https://puma.ub.uni-stuttgart.de/bibtex/2982197f6a2563735a790bc2e5df40efe/dblp},
booktitle = {CICC},
crossref = {conf/cicc/2011},
editor = {Patel, Rakesh and Andre, Tom and Khan, Aurangzeb},
ee = {http://dx.doi.org/10.1109/CICC.2011.6055366},
interhash = {73fa39753e452831e1c01c5a497f4c0f},
intrahash = {982197f6a2563735a790bc2e5df40efe},
isbn = {978-1-4577-0222-8},
keywords = {dblp},
pages = {1-4},
publisher = {IEEE},
timestamp = {2016-02-02T12:54:38.000+0100},
title = {A 16-Gb/s backplane transceiver with 12-tap current integrating DFE and dynamic adaptation of voltage offset and timing drifts in 45-nm SOI CMOS technology.},
url = {http://dblp.uni-trier.de/db/conf/cicc/cicc2011.html#GangasaniHBRBFKSQXNRGWGSM11},
year = 2011
}