@jens.anders

A BW-tracking semi-digital PLL with near-optimal VCO phase noise shaping in low-cost 0.4 mu m CMOS achieving 700 fs rms phase jitter

, , , , und . 2015 Nordic Circuits and Systems Conference (Norcas) - Norchip & International Symposium on System-on-Chip (Soc), (2015)

Links und Ressourcen

Tags

Community

  • @jens.anders
  • @iis
@jens.anderss Tags hervorgehoben