Bitte melden Sie sich an um selbst Rezensionen oder Kommentare zu erstellen.
Zitieren Sie diese Publikation
Mehr Zitationsstile
- bitte auswählen -
%0 Conference Paper
%1 conf/vlsic/AliDBPMZYDGLMMB16
%A Ali, Ahmed M. A.
%A Dinc, Hüseyin
%A Bhoraskar, Paritosh
%A Puckett, Scott
%A Morgan, Andy
%A Zhu, Ning
%A Yu, Qicheng
%A Dillon, Christopher
%A Gray, Bryce
%A Lanford, Jonathan
%A McShea, Matthew
%A Mehta, Ushma
%A Bardsley, Scott
%A Derounian, Peter R.
%A Bunch, Ryan
%A Moore, Ralph
%A Taylor, Gerry
%B VLSI Circuits
%D 2016
%I IEEE
%K dblp
%P 1-2
%T A 14-bit 2.5GS/s and 5GS/s RF sampling ADC with background calibration and dither.
%U http://dblp.uni-trier.de/db/conf/vlsic/vlsic2016.html#AliDBPMZYDGLMMB16
%@ 978-1-5090-0635-9
@inproceedings{conf/vlsic/AliDBPMZYDGLMMB16,
added-at = {2019-07-10T00:00:00.000+0200},
author = {Ali, Ahmed M. A. and Dinc, Hüseyin and Bhoraskar, Paritosh and Puckett, Scott and Morgan, Andy and Zhu, Ning and Yu, Qicheng and Dillon, Christopher and Gray, Bryce and Lanford, Jonathan and McShea, Matthew and Mehta, Ushma and Bardsley, Scott and Derounian, Peter R. and Bunch, Ryan and Moore, Ralph and Taylor, Gerry},
biburl = {https://puma.ub.uni-stuttgart.de/bibtex/2d25701dd6ae308a5c3efcaffedae127b/dblp},
booktitle = {VLSI Circuits},
crossref = {conf/vlsic/2016},
ee = {https://doi.org/10.1109/VLSIC.2016.7573537},
interhash = {e4a05ade644a49f1d019764173754f1e},
intrahash = {d25701dd6ae308a5c3efcaffedae127b},
isbn = {978-1-5090-0635-9},
keywords = {dblp},
pages = {1-2},
publisher = {IEEE},
timestamp = {2019-09-27T19:51:00.000+0200},
title = {A 14-bit 2.5GS/s and 5GS/s RF sampling ADC with background calibration and dither.},
url = {http://dblp.uni-trier.de/db/conf/vlsic/vlsic2016.html#AliDBPMZYDGLMMB16},
year = 2016
}