Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/cicc/CatliNAFLKAAMMK13
%A Çatli, Burak
%A Nazemi, Ali
%A Ali, Tamer
%A Fallahi, Siavash
%A Liu, Yang
%A Kim, Jaehyup
%A Abdul-Latif, Mohammed M.
%A Ahmadi, Mahmoud Reza
%A Maarefi, Hassan
%A Momtaz, Afshin
%A Kocaman, Namik
%B CICC
%D 2013
%I IEEE
%K dblp
%P 1-4
%T A Sub-200 fs RMS jitter capacitor multiplier loop filter-based PLL in 28 nm CMOS for high-speed serial communication applications.
%U http://dblp.uni-trier.de/db/conf/cicc/cicc2013.html#CatliNAFLKAAMMK13
@inproceedings{conf/cicc/CatliNAFLKAAMMK13,
added-at = {2013-11-14T00:00:00.000+0100},
author = {Çatli, Burak and Nazemi, Ali and Ali, Tamer and Fallahi, Siavash and Liu, Yang and Kim, Jaehyup and Abdul-Latif, Mohammed M. and Ahmadi, Mahmoud Reza and Maarefi, Hassan and Momtaz, Afshin and Kocaman, Namik},
biburl = {https://puma.ub.uni-stuttgart.de/bibtex/2112a6769c08b673276a02171da082c55/dblp},
booktitle = {CICC},
crossref = {conf/cicc/2013},
ee = {http://dx.doi.org/10.1109/CICC.2013.6658471},
interhash = {19fd3017142096fa7191fec560638590},
intrahash = {112a6769c08b673276a02171da082c55},
keywords = {dblp},
pages = {1-4},
publisher = {IEEE},
timestamp = {2016-02-02T12:54:48.000+0100},
title = {A Sub-200 fs RMS jitter capacitor multiplier loop filter-based PLL in 28 nm CMOS for high-speed serial communication applications.},
url = {http://dblp.uni-trier.de/db/conf/cicc/cicc2013.html#CatliNAFLKAAMMK13},
year = 2013
}