Author of the publication

A low-power dual-path floating-point fused add-subtract unit.

, , and . ACSCC, page 998-1002. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Calculators.. IEEE Annals of the History of Computing, 20 (3): 72-73 (1998)Calculators.. IEEE Annals of the History of Computing, 17 (4): 4 (1995)Applications of the inner product computer.. ACM Annual Conference, page 97-100. ACM, (1973)Editorial.. VLSI Signal Processing, 1 (3): 167 (1989)The Hazard-Free Superscalar Pipeline Fast Fourier Transform Architecture and Algorithm., , and . VLSI-SoC (Selected Papers), volume 291 of IFIP, page 1-22. Springer, (2007)The hazard-free superscalar pipeline fast fourier transform algorithm and architecture., , and . VLSI-SoC, page 194-199. IEEE, (2007)Estimating the power consumption of CMOS adders., and . IEEE Symposium on Computer Arithmetic, page 210-216. IEEE Computer Society/, (1993)Cascaded Implementation of an Iterative Inverse--Square--Root Algorithm, with Overflow Lookahead., , and . IEEE Symposium on Computer Arithmetic, page 115-. IEEE Computer Society, (1995)Hardware Design and Arithmetic Algorithms for a Variable-Precision, Interval Arithmetic Coprocessor., and . IEEE Symposium on Computer Arithmetic, page 222-229. IEEE Computer Society, (1995)VLSI Concurrent Error Correcting Adders and Multipliers., and . DFT, page 287-294. IEEE Computer Society, (1993)