PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Kim, Minsu"

Author of the publication

copydeleteadd this publication to your clipboard
An Embedded nand Flash-Based Compute-In-Memory Array Demonstrated in a Standard Logic Process.

, , , and . IEEE J. Solid State Circuits, 57 (2): 625-638 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kim Meliani University of Stuttgart

Joel Kimmich University of Stuttgart

Do Yeon Kim University of Stuttgart

Dr. Wolfgang Kimmerle University of Stuttgart

Dr. -Ing. Kim Riedmüller University of Stuttgart

 

Other publications of authors with the same name

A Configurable Heterogeneous Multicore Architecture With Cellular Neural Network for Real-Time Object Recognition., , , , and . IEEE Trans. Circuits Syst. Video Techn., 19 (11): 1612-1622 (2009)A 345 mW Heterogeneous Many-Core Processor With an Intelligent Inference Engine for Robust Object Recognition., , , , , and . J. Solid-State Circuits, 46 (1): 42-51 (2011)Implementing an Application-Specific Instruction-Set Processor for System-Level Dynamic Program Analysis Engines., , , , , , and . ACM Trans. Design Autom. Electr. Syst., 20 (4): 53:1-53:32 (2015)Survival Kinetics of Starving Bacteria Is Biphasic and Density-Dependent., , , and . PLoS Computational Biology, (2015)SeCReT: Secure Channel between Rich Execution Environment and Trusted Execution Environment., , , , and . NDSS, The Internet Society, (2015)An Efficient Terminal Selection Method for Multi-Hop Synchronization in Direct Communication Networks., , , and . J. Inf. Sci. Eng., 32 (6): 1679-1695 (2016)A 125 GOPS 583 mW Network-on-Chip Based Parallel Processor With Bio-Inspired Visual Attention Engine., , , , and . J. Solid-State Circuits, 44 (1): 136-147 (2009)PaTran: Translation Platform for Test Pattern Program., , , , , and . ETS, page 1-2. IEEE, (2019)A 512Gb 3-bit/Cell 3D 6th-Generation V-NAND Flash Memory with 82MB/s Write Throughput and 1.2Gb/s Interface., , , , , , , , , and 39 other author(s). ISSCC, page 216-218. IEEE, (2019)Fault-Resilient Real-Time Communication Using Software-Defined Networking., , , , , and . RTAS, page 204-215. IEEE, (2019)