Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A single layer zero skew clock routing in X architecture., , , , and . Science in China Series F: Information Sciences, 52 (8): 1466-1475 (2009)Boostable Repeater Design for Variation Resilience in VLSI Interconnects., and . IEEE Trans. VLSI Syst., 21 (9): 1619-1631 (2013)Design of Voltage Overscaled Low-Power Trellis Decoders in Presence of Process Variations., , and . IEEE Trans. VLSI Syst., 17 (3): 439-443 (2009)Zero skew clock routing in X-architecture based on an improved greedy matching algorithm., , , , and . Integration, 41 (3): 426-438 (2008)Low Power Gated Clock Tree Driven Placement., , , and . IEICE Transactions, 91-A (2): 595-603 (2008)STORM: A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip., , , and . NOCS, page 176-177. IEEE, (2014)Transient and fine-grained voltage adaptation for variation resilience in VLSI interconnects., and . ISQED, page 80-86. IEEE, (2011)Accelerating Clock Mesh Simulation Using Matrix-Level Macromodels and Dynamic Time Step Rounding., , , , and . ISQED, page 627-632. IEEE Computer Society, (2008)Soft Clock Skew Scheduling for Variation-Tolerant Signal Processing Circuits: A Case Study of Viterbi Decoders., , and . ISQED, page 749-754. IEEE Computer Society, (2007)Efficient Model Update for General Link-Insertion Networks., , and . ISQED, page 43-50. IEEE Computer Society, (2006)