Author of the publication

A coherent hybrid SRAM and STT-RAM L1 cache architecture for shared memory multicores.

, , , , , and . ASP-DAC, page 610-615. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design Margin Exploration of Spin-Transfer Torque RAM (STT-RAM) in Scaled Technologies., , , , , and . IEEE Trans. VLSI Syst., 18 (12): 1724-1734 (2010)Fractional anisotropy asymmetry and the side of seizure origin for partial onset-temporal lobe epilepsy., , , , , , and . Comp. Med. Imag. and Graph., 38 (6): 481-489 (2014)Analyzing grey matter diffusivity of autism in the context of white matter connectivity., , , , and . ISBI, page 1150-1153. (2013)STT-RAM designs supporting dual-port accesses., , and . DATE, page 853-858. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Giant spin hall effect (GSHE) logic design for low power application., , , , and . DATE, page 1000-1005. ACM, (2015)Fine-grained dynamic voltage scaling on OLED display., , , , and . ASP-DAC, page 807-812. IEEE, (2012)Design Margin Exploration of Spin-Torque Transfer RAM (SPRAM)., , , , and . ISQED, page 684-690. IEEE Computer Society, (2008)Scalability of PCMO-based resistive switch device in DSM technologies., , , , and . ISQED, page 327-332. IEEE, (2010)Identification of faulty DTI-based sub-networks in autism using network regularized SVM., , , , and . ISBI, page 550-553. IEEE, (2012)A novel multi-feature fusion and sparse coding-based framework for image retrieval., , , , , and . SMC, page 2391-2396. IEEE, (2014)