Author of the publication

Crosstalk Rejection in 3-D-Stacked Interchip Communication With Blind Source Separation.

, , , and . IEEE Trans. on Circuits and Systems, 62-II (8): 726-730 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Motomura, Masato
add a person with the name Motomura, Masato
 

Other publications of authors with the same name

Hardware-oriented stereo vision algorithm based on 1-D guided filtering and its FPGA implementation., , , , , , , , , and 1 other author(s). ICECS, page 169-172. IEEE, (2013)Implementing and Evaluating Stream Applications on the Dynamically Reconfigurable Processor., , , , , , , , , and 3 other author(s). FCCM, page 328-329. IEEE Computer Society, (2004)An Embedded DRAM-FPGA Chip with Instantaneous Logic Reconfiguration., , , , and . FCCM, page 264-266. IEEE Computer Society, (1998)Foreword., and . VLSI Circuits, page 1-2. IEEE, (2016)Motion-vector estimation and cognitive classification on an image sensor/processor 3D stacked system featuring ThruChip interfaces., , , , , , and . ESSCIRC, page 105-108. IEEE, (2016)Efficient metrics and high-level synthesis for dynamically reconfigurable logic., and . IEEE Trans. VLSI Syst., 12 (6): 603-621 (2004)Advanced Devices and Architectures., , and . Principles and Structures of FPGAs, Springer, (2018)Exploiting hardware reconfigurability on window join., , , , and . HPCS, page 690-691. IEEE, (2013)Achieving higher performance of memcached by caching at network interface., , , , , , and . FPT, page 288-289. IEEE, (2014)A Study of Channeled DRAM Memory Architectures., , and . ICCD, page 261-266. IEEE Computer Society, (2000)