PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Rajagopalan, Subramanian"

Author of the publication

copydeleteadd this publication to your clipboard
Syntheses, Crystal Structures, Spectroscopic Properties, and Catalytic Aerobic Oxidations of Novel Trinuclear Non-Heme Iron Complexes

, , , , , , , , , , , and . European Journal of Inorganic Chemistry, 2009 (31): 4660-4674 (2009)
DOI: 10.1002/ejic.200900516

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Thirumanikandan Subramanian University of Stuttgart

Characterisation of the conveying effect of turned radial shaft seal counter-surfaces using a simplified hydrodynamic simulation model, , , , , , and . Forschung im Ingenieurwesen, 87 (2): 655-671 (2023)
 

Other publications of authors with the same name

A 3-dimensional FEM Based Resistance Extraction., and . VLSI Design, page 565-570. IEEE Computer Society, (2007)Design Tools for Application Specific Embedded Processors., , , , , , , , and . EMSOFT, volume 2491 of Lecture Notes in Computer Science, page 319-333. Springer, (2002)A retargetable VLIW compiler framework for DSPs withinstruction-level parallelism., , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 20 (11): 1319-1328 (2001)Fixing Double Patterning violations with look-ahead., , and . ASP-DAC, page 149-154. IEEE, (2014)Efficient Analog/RF Layout Closure with Compaction Based Legalization., , and . VLSI Design, page 137-142. IEEE Computer Society, (2009)Automatic design rule correction in presence of multiple grids and track patterns., , , and . DAC, page 26:1-26:6. ACM, (2013)Optimal Live Range Merge for Address Register Allocation in Embedded Programs., , , , and . CC, volume 2027 of Lecture Notes in Computer Science, page 274-288. Springer, (2001)2SAT Based Infeasibility Resolution during Design Rule Correction on Layouts with Multiple Grids., , , and . VLSI Design, page 186-191. IEEE Computer Society, (2015)On Efficient and Robust Constraint Generation for Practical Layout Legalization., , , , and . ISQED, page 379-384. IEEE Computer Society, (2008)Handling irregular ILP within conventional VLIW schedulers using artificial resource constraints., , and . CASES, page 157-164. ACM, (2000)