Author of the publication

Authentication Control Point and Its Implications For Secure Processor Design.

, and . MICRO, page 103-112. IEEE Computer Society, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Multiobjective Microarchitectural Floorplanning for 2-D and 3-D ICs., , , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 26 (1): 38-52 (2007)SimWare: A Holistic Warehouse-Scale Computer Simulator., and . IEEE Computer, 45 (9): 48-55 (2012)A Hardware-based Cache Pollution Filtering Mechanism for Aggressive Prefetches., and . ICPP, page 286-293. IEEE Computer Society, (2003)SHARK: Architectural support for autonomic protection against stealth by rootkit exploits., and . MICRO, page 106-116. IEEE Computer Society, (2008)CoolPression - a hybrid significance compression technique for reducing energy in caches., , and . SoCC, page 399-402. IEEE, (2004)Pragmatic Integration of an SRAM Row Cache in Heterogeneous 3-D DRAM Architecture Using TSV., , and . IEEE Trans. VLSI Syst., 21 (1): 1-13 (2013)Reducing Cache Pollution via Dynamic Data Prefetch Filtering., and . IEEE Trans. Computers, 56 (1): 18-31 (2007)Energy-Efficient Network Memory for Ubiquitous Devices., , , , and . IEEE Micro, 23 (5): 60-70 (2003)Chameleon: Virtualizing idle acceleration cores of a heterogeneous multicore processor for caching and prefetching., , , and . TACO, 7 (1): 3:1-3:35 (2010)A low-cost memory remapping scheme for address bus protection., , , , , and . PACT, page 74-83. ACM, (2006)