Author of the publication

Vector FPGA acceleration of 1-D DWT computations using sparse matrix skeletons.

, , , and . FPL, page 1-4. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Modi, Gourav
add a person with the name Modi, Gourav
 

Other publications of authors with the same name