PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Chuang, Ching-Te"

Author of the publication

copydeleteadd this publication to your clipboard
8T single-ended sub-threshold SRAM with cross-point data-aware write operation.

, , , , and . ISLPED, page 169-174. IEEE/ACM, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

test

Dipl.-Ing. Philipp Tempel

Kinematics and dynamics modeling for real-time simulation of the cable-driven parallel robot IPAnema 3, , and . Proceedings of the 14th IFToMM World Congress, page 117-123. Taipei, IFToMM, (2015)

Dr. rer. nat. Attila Teleki University of Stuttgart

Dr. -Ing. Kristina Terheiden University of Stuttgart

Marco Testa University of Stuttgart

 

Other publications of authors with the same name

A high-performance low VMIN 55nm 512Kb disturb-free 8T SRAM with adaptive VVSS control., , , , , , , , , and 9 other author(s). SoCC, page 197-200. IEEE, (2011)On-Chip Process Variation Detection and Compensation Using Delay and Slew-Rate Monitoring Circuits., , , and . ISQED, page 815-820. IEEE Computer Society, (2008)All digitally controlled linear voltage regulator with PMOS strength self-calibration for ripple reduction., , , , , , and . VLSI-DAT, page 1-4. IEEE, (2015)Testing strategies for a 9T sub-threshold SRAM., , , , , , and . ITC, page 1-10. IEEE Computer Society, (2012)Benchmarking of Monolayer and Bilayer Two-Dimensional Transition Metal Dichalcogenide (TMD) Based Logic Circuits and 6T SRAM Cells., , and . ISLPED, page 242-247. ACM, (2016)A Novel Technique For Steady State Analysis For VLSI Circuits In Partially Depleted SOI., , and . VLSI Design, page 832-. IEEE Computer Society, (2004)Low temperature (<180 °C) bonding for 3D integration., , , , , , , , , and 1 other author(s). 3DIC, page 1-5. IEEE, (2013)A 0.35 V, 375 kHz, 5.43 µW, 40 nm, 128 kb, symmetrical 10T subthreshold SRAM with tri-state bit-line., , , , , , and . Microelectronics Journal, (2016)Self-Repairing SRAM Using On-Chip Detection and Compensation., , , , and . IEEE Trans. VLSI Syst., 18 (1): 75-84 (2010)Modeling and Analysis of Leakage Currents in Double-Gate Technologies., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 25 (10): 2052-2061 (2006)