PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Chang, Shih-Chieh"

Author of the publication

copydeleteadd this publication to your clipboard
Charge-sharing alleviation and detection for CMOS domino circuits.

, , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 20 (2): 266-280 (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shih-Min Huang University of Stuttgart

Shih-Yu Tseng University of Stuttgart

 

Other publications of authors with the same name

Sleep Transistor Sizing for Leakage Power Minimization Considering Charge Balancing., , and . IEEE Trans. VLSI Syst., 17 (9): 1330-1334 (2009)Memory-efficient pattern matching architectures using perfect hashing on graphic processing units., , , and . INFOCOM, page 1978-1986. IEEE, (2012)Efficient Wakeup Scheduling Considering Both Resource Usage and Timing Budget for Power Gating Designs., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 31 (7): 1041-1049 (2012)Spare Cells With Constant Insertion for Engineering Change., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 28 (3): 456-460 (2009)Clock skew optimization considering complicated power modes., , , and . DATE, page 1474-1479. IEEE, (2010)Language-Based High Level Transaction Extraction on On-chip Buses., , , , and . ISQED, page 231-236. IEEE Computer Society, (2006)Intelligent Random Vector Generator Based on Probability Analysis of Circuit Structure., , , , and . ISQED, page 344-349. IEEE Computer Society, (2007)Minimizing ROBDD Size of Incompletely Specified Multiple Output Functions., , and . EDAC-ETC-EUROASIC, page 620-624. IEEE Computer Society, (1994)Charge-sharing alleviation and detection for CMOS domino circuits., , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 20 (2): 266-280 (2001)A timing-driven pseudoexhaustive testing for VLSI circuits., and . IEEE Trans. on CAD of Integrated Circuits and Systems, 20 (1): 147-158 (2001)