PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Valero, Mateo"

Author of the publication

copydeleteadd this publication to your clipboard
Clock gate on abort: Towards energy-efficient hardware Transactional Memory.

, , , , and . IPDPS, page 1-8. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Valero, Mateo
add a person with the name Valero, Mateo
 

Other publications of authors with the same name

A latency-conscious SMT branch prediction architecture., , , and . IJHPCN, 2 (1): 11-21 (2004)Dynamic Tolerance Region Computing for Multimedia., , and . IEEE Trans. Computers, 61 (5): 650-665 (2012)Access to streams in multiprocessor systems., , and . PDP, page 310-316. IEEE, (1993)Decoupled Vector Architectures., and . HPCA, page 281-290. IEEE Computer Society, (1996)Virtual registers., , , and . HiPC, page 364-369. IEEE Computer Society, (1997)Automatic generation of loop scheduling for VLIW., , , and . PACT, page 306-309. IFIP Working Group on Algol / ACM, (1995)Preliminary Analysis of the Cell BE Processor Limitations for Sequence Alignment Applications., , , , and . SAMOS, volume 5114 of Lecture Notes in Computer Science, page 53-64. Springer, (2008)Errata on "Measuring Experimental Error in Microprocessor Simulation"., , , , , , and . SIGARCH Computer Architecture News, 30 (1): 2-4 (2002)Static Locality Analysis for Cache Management., , and . IEEE PACT, page 261-271. IEEE Computer Society, (1997)Exploiting instruction- and data-level parallelism., and . IEEE Micro, 17 (5): 20-27 (1997)