Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Scalable Gate-Level Models for Power and Timing Analysis., , , , , and . ISCAS, page 2938-2941. IEEE, (2007)SWAN: high-level simulation methodology for digital substrate noise generation., , , , , and . IEEE Trans. VLSI Syst., 14 (1): 23-33 (2006)High-level simulation of substrate noise generation from large digital circuits with multiple supplies., , , , , , , and . DATE, page 326-330. IEEE Computer Society, (2001)BANDIT: embedding analog-to-digital converters on digital telecom ASICs., , , , , , , , , and 1 other author(s). ICECS, page 1377-1380. IEEE, (1999)Ultra-wide-band transmitter for low-power wireless body area networks: design and evaluation., , , , , , , , , and . IEEE Trans. on Circuits and Systems, 52-I (12): 2515-2525 (2005)Optimized Signal Acquisition for Low-Complexity and Low-Power IR-UWB Transceivers., , , and . VTC Spring, page 3135-3139. IEEE, (2007)Clock-skew-optimization methodology for substrate-noise reduction with supply-current folding., , , , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 25 (6): 1146-1154 (2006)High-level simulation of substrate noise in high-ohmic substrates with interconnect and supply effects., , , , , , , and . DAC, page 854-859. ACM, (2004)Investigation of electrically gate-all-around hexagonal nanowire FET (HexFET) architecture for 5 nm node logic and SRAM applications., , , , , , and . ESSDERC, page 188-191. IEEE, (2017)Interconnect-aware device targeting from PPA perspective., and . ICCAD, page 26. ACM, (2016)