PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Schliebusch, Oliver"

Author of the publication

copydeleteadd this publication to your clipboard
Instruction encoding synthesis for architecture exploration using hierarchical processor models.

, , , , , , and . DAC, page 262-267. ACM, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Oliver Sawodny

Oliver Bischoff University of Stuttgart

Oliver Scheel University of Stuttgart

Hon. -Prof. Dr. Oliver Schwarz University of Stuttgart

Univ. -Prof. Dr. Oliver Röhrle University of Stuttgart

 

Other publications of authors with the same name

Automatic ADL-based operand isolation for embedded processors., , , , , , , , and . DATE, page 600-605. European Design and Automation Association, Leuven, Belgium, (2006)A Methodology for the Design of Application Specific Instruction Set Processors (ASIP) using the Machine Description Language LISA., , , , , and . ICCAD, page 625-630. IEEE Computer Society, (2001)Processor/Memory Co-Exploration on Multiple Abstraction Levels., , , , , and . DATE, page 10966-10973. IEEE Computer Society, (2003)Applying Resource Sharing Algorithms to ADL-driven Automatic ASIP Implementation., , , and . ICCD, page 193-199. IEEE Computer Society, (2005)RTL Processor Synthesis for Architecture Exploration and Implementation., , , , , , , and . DATE, page 156-160. IEEE Computer Society, (2004)A novel methodology for the design of application-specificinstruction-set processors (ASIPs) using a machine description language., , , , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 20 (11): 1338-1354 (2001)Optimization Techniques for ADL-Driven RTL Processor Synthesis., , , , , , and . IEEE International Workshop on Rapid System Prototyping, page 165-171. IEEE Computer Society, (2005)A framework for automated and optimized ASIP implementation supporting multiple hardware description languages., , , , , , and . ASP-DAC, page 280-285. ACM Press, (2005)Optimized ASIP synthesis from architecture description language models., , and . Kluwer, (2007)Architecture Implementation Using the Machine Description Language LISA., , , , and . VLSI Design, page 239-244. IEEE Computer Society, (2002)