PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Braun, Gunnar"

Author of the publication

copydeleteadd this publication to your clipboard
Architecture Implementation Using the Machine Description Language LISA.

, , , , and . VLSI Design, page 239-244. IEEE Computer Society, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Gunnar Dwars University of Stuttgart

Dr. Gunnar Take University of Stuttgart

Univ. -Prof. Dr. -Ing. Gunnar Grün University of Stuttgart

Univ. -Prof. Dr. Manuel Braun University of Stuttgart

Carl-Jonas Braun University of Stuttgart

 

Other publications of authors with the same name

A System Level Processor/Communication Co-Exploration Methodology for Multi-Processor System-on-Chip Platform., , , , , , and . DATE, page 1256-1263. IEEE Computer Society, (2004)Modeling Instruction Semantics in ADL Processor Descriptions for C Compiler Retargeting., , , , , , and . SAMOS, volume 3133 of Lecture Notes in Computer Science, page 463-473. Springer, (2004)A Methodology for the Design of Application Specific Instruction Set Processors (ASIP) using the Machine Description Language LISA., , , , , and . ICCAD, page 625-630. IEEE Computer Society, (2001)Processor/Memory Co-Exploration on Multiple Abstraction Levels., , , , , and . DATE, page 10966-10973. IEEE Computer Society, (2003)Generating production quality software development tools using a machine description language., , , , and . DATE, page 674-678. IEEE Computer Society, (2001)RTL Processor Synthesis for Architecture Exploration and Implementation., , , , , , , and . DATE, page 156-160. IEEE Computer Society, (2004)A novel approach for flexible and consistent ADL-driven ASIP design., , , , , , , and . DAC, page 717-722. ACM, (2004)Extraction of Efficient Instruction Schedulers from Cycle-True Processor Models., , , , , , and . SCOPES, volume 2826 of Lecture Notes in Computer Science, page 167-181. Springer, (2003)A Novel Methodology for the Design of Application-Specific Instruction-Set Processors., , and . Embedded Systems Handbook, CRC Press, (2005)A novel methodology for the design of application-specificinstruction-set processors (ASIPs) using a machine description language., , , , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 20 (11): 1338-1354 (2001)