Author of the publication

Low-voltage-swing monolithic dc-dc conversion.

, , , and . IEEE Trans. on Circuits and Systems, 51-II (5): 241-248 (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Buffer Sizing for Crosstalk Induced Delay Uncertainty., and . PATMOS, volume 3254 of Lecture Notes in Computer Science, page 750-759. Springer, (2004)Power Network Optimization Based on Link Breaking Methodology., and . IEEE Trans. VLSI Syst., 21 (5): 983-987 (2013)Multi-Layer Interdigitated Power Distribution Networks., and . IEEE Trans. VLSI Syst., 19 (5): 774-786 (2011)3-D Topologies for Networks-on-Chip., and . IEEE Trans. VLSI Syst., 15 (10): 1081-1090 (2007)Linear and Switch-Mode Conversion in 3-D Circuits., and . IEEE Trans. VLSI Syst., 19 (11): 2095-2108 (2011)Design Methodology for Global Resonant H-Tree Clock Distribution Networks., and . IEEE Trans. VLSI Syst., 15 (2): 135-148 (2007)Worst Case Power/Ground Noise Estimation Using an Equivalent Transition Time for Resonance., , , and . IEEE Trans. on Circuits and Systems, 56-I (5): 997-1004 (2009)MAGIC - Memristor-Aided Logic., , , , , , , and . IEEE Trans. on Circuits and Systems, 61-II (11): 895-899 (2014)VTEAM: A General Model for Voltage-Controlled Memristors., , , and . IEEE Trans. on Circuits and Systems, 62-II (8): 786-790 (2015)Effective capacitance of RLC loads for estimating short-circuit power., and . ISCAS, IEEE, (2006)