PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Rashid, Muhammad"

Author of the publication

copydeleteadd this publication to your clipboard
Evaluation of ASIPs Design with LISATek.

, , and . SAMOS, volume 5114 of Lecture Notes in Computer Science, page 177-186. Springer, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Muhammad Shahrukh Saeed University of Stuttgart

Muhammad Khubaib ul Hassan Khan University of Stuttgart

 

Other publications of authors with the same name

Parallel Greedy Adaptive Search Algorithm for Steiner Tree Problem.. PDPTA, page 1062-1075. CSREA Press, (2006)Generation of SystemVerilog Observers from SysML and MARTE/CCSL., and . ISORC, page 61-68. IEEE Computer Society, (2016)Throughput/area optimised pipelined architecture for elliptic curve crypto processor., , , and . IET Computers & Digital Techniques, 13 (5): 361-368 (2019)Evaluation of ASIPs Design with LISATek., , and . SAMOS, volume 5114 of Lecture Notes in Computer Science, page 177-186. Springer, (2008)UMLPACE for Modeling and Verification of Complex Business Requirements in Event-Driven Process Chain (EPC)., , , , , and . IEEE Access, (2018)Event-Driven Process Chain for Modeling and Verification of Business Requirements-A Systematic Literature Review., , , , and . IEEE Access, (2018)Toward the tools selection in model based system engineering for embedded systems - A systematic literature review., , and . Journal of Systems and Software, (2015)Automated Model-Based Test Case Generation for Web User Interfaces (WUI) From Interaction Flow Modeling Language (IFML) Models., , , , and . IEEE Access, (2019)Expressing embedded systems verification aspects at higher abstraction level - SystemVerilog in Object Constraint Language (SVOCL)., , and . SysCon, page 1-7. IEEE, (2016)Corrigendum: Throughput/area optimised pipelined architecture for elliptic curve crypto processor.. IET Comput. Digit. Tech., 15 (1): 77 (2021)