PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Chishti, Zeshan"

Author of the publication

copydeleteadd this publication to your clipboard
Wire Delay is Not a Problem for SMT (In the Near Future).

, and . ISCA, page 40-51. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Chishti, Zeshan
add a person with the name Chishti, Zeshan
 

Other publications of authors with the same name

Rank-aware cache replacement and write buffering to improve DRAM energy efficiency., and . ISLPED, page 383-388. ACM, (2010)DRAM Refresh Mechanisms, Penalties, and Trade-Offs., , , , and . IEEE Trans. Computers, 65 (1): 108-121 (2016)Energy-efficient cache design using variable-strength error-correcting codes., , , , , and . ISCA, page 461-472. ACM, (2011)Optimal Power/Performance Pipeline Depth for SMT in Scaled Technologies., and . IEEE Trans. Computers, 57 (1): 69-81 (2008)Wire Delay is Not a Problem for SMT (In the Near Future)., and . ISCA, page 40-51. IEEE Computer Society, (2004)Path confidence based lookahead prefetching., , , , , and . MICRO, page 1-12. IEEE Computer Society, (2016)TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems., , and . CoRR, (2019)Reducing Performance Impact of DRAM Refresh by Parallelizing Refreshes with Accesses., , , , , , and . CoRR, (2016)Sandbox Prefetching: Safe run-time evaluation of aggressive prefetchers., , , , , , , , and . HPCA, page 626-637. IEEE Computer Society, (2014)Distance Associativity for High-Performance Energy-Efficient Non-Uniform Cache Architectures., , and . MICRO, page 55-66. IEEE Computer Society, (2003)