Author of the publication

Wire Delay is Not a Problem for SMT (In the Near Future).

, and . ISCA, page 40-51. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Task Selection for the Multiscalar Architecture., and . J. Parallel Distrib. Comput., 58 (2): 132-158 (1999)SmashGuard: A Hardware Solution to Prevent Security Attacks on the Function Return Address., , , , and . IEEE Trans. Computers, 55 (10): 1271-1285 (2006)Optimal Power/Performance Pipeline Depth for SMT in Scaled Technologies., and . IEEE Trans. Computers, 57 (1): 69-81 (2008)Reducing leakage in a high-performance deep-submicron instruction cache., , , , and . IEEE Trans. VLSI Syst., 9 (1): 77-89 (2001)Dynamic feature selection for hardware prediction., , , and . Journal of Systems Architecture, 52 (4): 213-234 (2006)Opportunistic Transient-Fault Detection., and . IEEE Micro, 26 (1): 92-99 (2006)Heat Stroke: Power-Density-Based Denial of Service in SMT., , , and . HPCA, page 166-177. IEEE Computer Society, (2005)Accelerating private-key cryptography via multithreading on symmetric multiprocessors., and . ISPASS, page 58-69. IEEE Computer Society, (2003)Task Selection for a Multiscalar Processor., and . MICRO, page 81-92. ACM/IEEE Computer Society, (1998)Rescue: A Microarchitecture for Testability and Defect Tolerance., and . ISCA, page 160-171. IEEE Computer Society, (2005)