Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Task-accurate performance modeling in SystemC for real-time multi-processor architectures.

M. Streubühr, J. Falk, C. Haubelt, J. Teich, R. Dorsch, and T. Schlipf. DATE, page 480-481. European Design and Automation Association, Leuven, Belgium, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

apl. Prof. Dr. Jürgen Pleiss University of Stuttgart

Univ. -Prof. Dr. Jürgen Pafel University of Stuttgart

Dr. rer. nat. Jürgen Steinwandel University of Stuttgart

Hon. -Prof. Dr. Jürgen Hammer University of Stuttgart

Hon. -Prof. Dr. Jürgen Blum University of Stuttgart

Other publications of authors with the same name

Mastering Software Variant Explosion for GPU Accelerators.R. Membarth, F. Hannig, J. Teich, M. Körner, and W. Eckert. Euro-Par Workshops, volume 7640 of Lecture Notes in Computer Science, page 123-132. Springer, (2012)An automatic netlist and floorplanning approach to improve the MTTR of scrubbing techniques (abstract only).B. Schmidt, D. Ziener, and J. Teich. FPGA, page 257. ACM, (2014)HW/SW Tradeoffs for Dynamic Message Scheduling in Controller Area Network (CAN).T. Ziermann, Z. Salcic, and J. Teich. ARCS, volume 7767 of Lecture Notes in Computer Science, page 159-170. Springer, (2013)On Confident Task-Accurate Performance Estimation.Y. Xu, B. Wang, R. Rosales, R. Hasholzner, and J. Teich. ARCS, volume 7767 of Lecture Notes in Computer Science, page 25-37. Springer, (2013)Model-Based Design Automation of Hardware/Software Co-Designs for Xilinx Zynq PSoCs.F. Streit, M. Letras, S. Wildermann, B. Hackenberg, J. Falk, A. Becher, and J. Teich. ReConFig, page 1-8. IEEE, (2018)Placing Streaming Applications with Similarities on Dynamically Partially Reconfigurable Architectures.J. Angermeier, S. Wildermann, E. Sibirko, and J. Teich. ReConFig, page 91-96. IEEE Computer Society, (2010)Towards Resource Aware Programming on Intel's Single-Chip Cloud Computer Processor.G. Kouveli, F. Hannig, J. Lupp, and J. Teich. MARC Symposium, page 111-114. KIT Scientific Publishing, Karlsruhe, (2011)Efficient task spawning for shared memory and message passing in many-core architectures.A. Zaib, T. Wild, A. Herkersdorf, J. Heisswolf, J. Becker, A. Weichslgartner, and J. Teich. Journal of Systems Architecture - Embedded Systems Design, (2017)Design and Implementation of Digital Linear Control Systems on Reconfigurable Hardware.M. Bednara, K. Danne, M. Deppe, O. Oberschelp, F. Slomka, and J. Teich. EURASIP J. Adv. Sig. Proc., 2003 (6): 594-602 (2003)Auto-vectorization for image processing DSLs.O. Reiche, C. Kobylko, F. Hannig, and J. Teich. LCTES, page 21-30. ACM, (2017)