Author of the publication

Accelerating in-memory transaction processing using general purpose graphics processing units.

, , , , , and . Future Generation Comp. Syst., (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Supporting flexible streaming media protection through privacy-aware secure processors., , and . Computers & Electrical Engineering, 35 (2): 286-299 (2009)Lock-based synchronization for GPU architectures., , , , , and . Conf. Computing Frontiers, page 205-213. ACM, (2016)Architectural support for protecting user privacy on trusted processors., , , and . SIGARCH Computer Architecture News, 33 (1): 118-123 (2005)A low-cost memory remapping scheme for address bus protection., , , , , and . PACT, page 74-83. ACM, (2006)Multiple Algorithms Against Multiple Hardware Architectures: Data-Driven Exploration on Deep Convolution Neural Network., , , , , , , and . NPC, volume 11783 of Lecture Notes in Computer Science, page 371-375. Springer, (2019)Differentially Private Consensus With an Event-Triggered Mechanism., , and . IEEE Trans. Control of Network Systems, 6 (1): 60-71 (2019)Research on the Application of an Improved Shortest Path Algorithmin Public Transport System.. BWCCA, page 580-582. IEEE Computer Society, (2015)SRAM- and STT-RAM-based hybrid, shared last-level cache for on-chip CPU-GPU heterogeneous architectures., , , , , , , and . The Journal of Supercomputing, 74 (7): 3388-3414 (2018)Accelerating in-memory transaction processing using general purpose graphics processing units., , , , , and . Future Generation Comp. Syst., (2019)Software Transactional Memory for GPU Architectures., , , , , and . CGO, page 1. ACM, (2014)