PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Sakimura, Noboru"

Author of the publication

copydeleteadd this publication to your clipboard
A Non-volatile Reconfigurable Offloader for Wireless Sensor Nodes.

, , , , and . IPSJ Trans. System LSI Design Methodology, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Sakimura, Noboru
add a person with the name Sakimura, Noboru
 

Other publications of authors with the same name

A delay circuit with 4-terminal magnetic-random-access-memory device for power-efficient time- domain signal processing., , , , , , , , , and 5 other author(s). ISCAS, page 1588-1591. IEEE, (2014)MRAM Cell Technology for Over 500-MHz SoC., , , , , , , and . J. Solid-State Circuits, 42 (4): 830-838 (2007)Nonvolatile logic-in-memory array processor in 90nm MTJ/MOS achieving 75% leakage reduction using cycle-based power gating., , , , , , , , , and 4 other author(s). ISSCC, page 194-195. IEEE, (2013)MRAM Applications Using Unlimited Write Endurance., , , , and . IEICE Transactions, 90-C (10): 1936-1940 (2007)Nonvolatile Logic-in-Memory LSI Using Cycle-Based Power Gating and its Application to Motion-Vector Prediction., , , , , , , , , and 4 other author(s). J. Solid-State Circuits, 50 (2): 476-489 (2015)A 16-Mb Toggle MRAM With Burst Modes., , , , , , , , , and 13 other author(s). J. Solid-State Circuits, 42 (11): 2378-2385 (2007)A Nonvolatile Associative Memory-Based Context-Driven Search Engine Using 90 nm CMOS/MTJ-Hybrid Logic-in-Memory Architecture., , , , , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 4 (4): 460-474 (2014)A compact low-power nonvolatile flip-flop using domain-wall-motion-device-based single-ended structure., , , , , , , and . IEICE Electronic Express, 11 (13): 20140296 (2014)Writing Circuitry for Toggle MRAM to Screen Intermittent Failure Mode., , , , , and . IEICE Transactions, 90-C (2): 531-535 (2007)Evaluation of Soft-Delay-Error Effects in Content-Addressable Memory., , , , and . Multiple-Valued Logic and Soft Computing, 26 (1-2): 125-140 (2016)