Author of the publication

Automatic delay correction method for IP block-based design of VLSI dedicated digital signal processing systems: theoretical foundations and implementation.

, , and . IEEE Trans. VLSI Syst., 14 (4): 349-360 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An asynchronous hierarchical router for networks-on-chip-based three-dimensional multi-processor system-on-chip., , and . Softw., Pract. Exper., 42 (7): 877-890 (2012)Scheduling with accurate communication delay model and scheduler implementation for multiprocessor system-on-chip., , , , and . Design Autom. for Emb. Sys., 11 (2-3): 167-191 (2007)A Loop-Based Scheduling Algorithm for Hardware Description Languages., , and . Parallel Processing Letters, (1994)Flexible Application Software Generation for Heterogeneous Multi-Processor System-on-Chip., , , , and . COMPSAC (1), page 279-286. IEEE Computer Society, (2007)Interactive System-level Partitioning with PARTIF., , and . EDAC-ETC-EUROASIC, page 464-468. IEEE Computer Society, (1994)Design of an adaptive motors controller based on fuzzy logic using behavioral synthesis., , and . EURO-DAC, page 48-52. IEEE Computer Society Press, (1996)A unified model for co-simulation and co-synthesis of mixed hardware/software systems., , , , , and . ED&TC, page 180-184. IEEE Computer Society, (1995)Generic Architecture Platform for Multiprocessor System-On-Chip Design., , , and . DIPES, volume 189 of IFIP Conference Proceedings, page 53-64. Kluwer, (2000)A 3D reconfigurable platform for 4G telecom applications., , and . DATE, page 555-558. IEEE, (2011)System-on-a-Chip Cosimulation and Compilation., , , , and . IEEE Design & Test of Computers, 14 (2): 16-25 (1997)