PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Baghdadi, Amer"

Author of the publication

copydeleteadd this publication to your clipboard
Generic Architecture Platform for Multiprocessor System-On-Chip Design.

, , , and . DIPES, volume 189 of IFIP Conference Proceedings, page 53-64. Kluwer, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Baghdadi, Amer
add a person with the name Baghdadi, Amer
 

Other publications of authors with the same name

NISC-Based Soft-Input-Soft-Output Demapper., , , , and . IEEE Trans. on Circuits and Systems, 62-II (11): 1098-1102 (2015)Flexible Architectures for LDPC Decoders Based on Network on Chip Paradigm., , , , and . DSD, page 582-589. IEEE Computer Society, (2009)A Joint Communication and Application Simulator for NoC-Based Custom SoCs: LDPC and Turbo Codes Parallel Decoding Case Study., , and . DSD, page 168-174. IEEE Computer Society, (2013)An analytical approach for sizing of heterogeneous multiprocessor flexible platforms for iterative demapping and channel decoding., , , , and . ReConFig, page 1-6. IEEE, (2012)ASIP-based multiprocessor SoC design for simple and double binary turbo decoding., , and . DATE, page 1330-1335. European Design and Automation Association, Leuven, Belgium, (2006)FPGA-based Radar Signal Processing for Automotive Driver Assistance System., , and . IEEE International Workshop on Rapid System Prototyping, page 196-199. IEEE Computer Society, (2009)Embedded Application Prototyping on a Communication-Restricted Reconfigurable., , , and . IEEE International Workshop on Rapid System Prototyping, page 33-39. IEEE Computer Society, (2003)Area and throughput optimized ASIP for multi-standard turbo decoding., , , and . International Symposium on Rapid System Prototyping, page 79-84. IEEE, (2011)From Application to ASIP-based FPGA Prototype: a Case Study on Turbo Decoding., , and . IEEE International Workshop on Rapid System Prototyping, page 128-134. IEEE Computer Society, (2008)Architecture efficiency of application-specific processors: A 170Mbit/s 0.644mm2 multi-standard turbo decoder., , and . ISSoC, page 1-7. IEEE, (2012)