Author of the publication

Cycle avoidance in 2D/3D bidirectional graphs using shortest-path dynamic programming network.

, , and . VLSI-SoC, page 354-358. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

How Does Sample Size Affect GARCH Models?, and . JCIS, Atlantis Press, (2006)An FPGA-based eigenfilter using fast Hebbian learning., and . ICASSP (2), page 765-768. IEEE, (2003)Comparative ODE benchmarking of unidirectional and bidirectional DP networks for 3D-IC., , and . VLSI-SoC, page 98-101. IEEE, (2011)Cycle avoidance in 2D/3D bidirectional graphs using shortest-path dynamic programming network., , and . VLSI-SoC, page 354-358. IEEE, (2011)On Computing Maximum Likelihood Phylogeny Using FPGA p., and . FPL, volume 3203 of Lecture Notes in Computer Science, page 1188. Springer, (2004)Field programmable gate arrays and analog implementation of BRIN for optimization problems., , and . ISCAS (5), page 73-76. IEEE, (2003)On a Binary Relation Inference Network., and . IPPS, page 250-255. IEEE Computer Society, (1991)High Speed GAML-based Phylogenetic Tree Reconstruction Using HW/SW Codesign., and . CSB, page 470-473. IEEE Computer Society, (2003)A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing., , , , and . NOCS, page 173-182. IEEE Computer Society, (2007)Intra-daily information of range-based volatility for MEM-GARCH., and . Mathematics and Computers in Simulation, 79 (8): 2625-2632 (2009)