PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Cornelius, Claas"

Author of the publication

copydeleteadd this publication to your clipboard
Twin logic gates: improved logic reliability by redundancy concerning gate oxide breakdown.

, , , , and . SBCCI, ACM, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Cornelius Väth University of Stuttgart

Cornelius Nawrath University of Stuttgart

Dr. Birgit Claasen University of Stuttgart

 

Other publications of authors with the same name

Mixed Gates: Leakage Reduction techniques applied to Switches for Networks-on-Chip., , , and . ReCoSoC, page 76-82. Univ. Montpellier II, (2006)Differences and Commonalities of Service-Oriented Device Architectures, Wireless Sensor Networks and Networks-on-Chip., , , , and . AINA Workshops, page 482-487. IEEE Computer Society, (2009)Reduzierung des Leckstromverbrauchs mit gemischten Gattern in Deep Submicron Technologien., , and . MBMV, page 275-283. Fraunhofer Institut für Integrierte Schaltungen, (2006)Modeling temperature distribution in Networks-on-Chip using RC-circuits., , , and . DDECS, page 229-232. IEEE Computer Society, (2010)Effiziente Simulation von Gateoxiddefekten auf Gatterebene mit Transistorlevel-Genauigkeit., , , , and . MBMV, page 157-168. Verlag Dr. Kovac, (2012)Monitoring and Control of Temperature in Networks-on-Chip., , , and . MEMICS, volume 16 of OASIcs, page 124-131. Schloss Dagstuhl - Leibniz-Zentrum fuer Informatik, Germany, (2010)Functional enhancements of TMR for power efficient and error resilient ASIC designs., , , , , and . DDECS, page 183-188. IEEE Computer Society, (2011)Encountering gate oxide breakdown with shadow transistors to increase reliability., , , , , and . SBCCI, page 111-116. ACM, (2008)Deep Submicron Technology: Opportunity or Dead End for Dynamic Circuit Techniques., , , and . VLSI Design, page 330-338. IEEE Computer Society, (2007)Verlustleistungsreduzierung bei dynamischen TSPC-Schaltungstechniken., , , and . GI Jahrestagung (1), volume P-67 of LNI, page 450. GI, (2005)