PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Constantin, Jeremy"

Author of the publication

copydeleteadd this publication to your clipboard
Investigating the Potential of Custom Instruction Set Extensions for SHA-3 Candidates on a 16-bit Microcontroller Architecture.

, , and . IACR Cryptology ePrint Archive, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jeremy Nuzzo University of Stuttgart

Constantin Buyer University of Stuttgart

Constantin Frey University of Stuttgart

Constantin Traub University of Stuttgart

Constantin Ruhdorfer University of Stuttgart

 

Other publications of authors with the same name

TamaRISC-CS: An ultra-low-power application-specific processor for compressed sensing., , , , , , and . VLSI-SoC, page 159-164. IEEE, (2012)DynOR: A 32-bit microprocessor in 28 nm FD-SOI with cycle-by-cycle dynamic clock adjustment., , , , , and . ESSCIRC, page 261-264. IEEE, (2016)Sub-Word Parallel Precision-Scalable MAC Engines for Efficient Embedded DNN Inference., , , , , , and . AICAS, page 6-10. IEEE, (2019)193 MOPS/mW @ 162 MOPS, 0.32V to 1.15V voltage range multi-core accelerator for energy efficient parallel and sequential digital processing., , , , , , , , , and 4 other author(s). COOL Chips, page 1-3. IEEE Computer Society, (2016)Synchronizing code execution on ultra-low-power embedded multi-channel signal analysis platforms., , , , , and . DATE, page 396-399. EDA Consortium San Jose, CA, USA / ACM DL, (2013)A Timing-Monitoring Sequential for Forward and Backward Error-Detection in 28 nm FD-SOI., , , and . ISCAS, page 1-4. IEEE, (2018)Exploiting dynamic timing margins in microprocessors for frequency-over-scaling with instruction-based clock adjustment., , , , and . DATE, page 381-386. ACM, (2015)Energy-Efficient Near-Threshold Parallel Computing: The PULPv2 Cluster., , , , , , , , , and 3 other author(s). IEEE Micro, 37 (5): 20-31 (2017)Investigating the Potential of Custom Instruction Set Extensions for SHA-3 Candidates on a 16-bit Microcontroller Architecture., , and . IACR Cryptology ePrint Archive, (2012)Low-power processor architecture exploration for online biomedical signal analysis., , , , and . IET Circuits, Devices & Systems, 6 (5): 279-286 (2012)