PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Rossi, Davide"

Author of the publication

copydeleteadd this publication to your clipboard
193 MOPS/mW @ 162 MOPS, 0.32V to 1.15V voltage range multi-core accelerator for energy efficient parallel and sequential digital processing.

, , , , , , , , , , , , , and . COOL Chips, page 1-3. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Edoardo Rossi University of Stuttgart

Davide Padeletti University of Stuttgart

PD Dr. rer. nat. Davide Cesare Veniani University of Stuttgart

 

Other publications of authors with the same name

PULP: A Ultra-Low Power Parallel Accelerator for Energy-Efficient and Flexible Embedded Vision., , , , and . Signal Processing Systems, 84 (3): 339-354 (2016)Promoting Best Practice Sharing within Organizations., and . WEBIST, page 375-380. SciTePress, (2013)PULP-HD: accelerating brain-inspired high-dimensional computing on a parallel ultra-low power platform., , , , and . DAC, page 111:1-111:6. ACM, (2018)Exploiting body biasing for leakage reduction: A case study., , , , and . ISVLSI, page 133-138. IEEE Computer Socity, (2013)Always-on motion detection with application-level error control on a near-threshold approximate computing platform., , , and . ICECS, page 552-555. IEEE, (2016)Coordinating distributed applets with Shade/Java., and . SAC, page 130-138. ACM, (1998)Design and Evaluation of a Processing-in-Memory Architecture for the Smart Memory Cube., , , and . ARCS, volume 9637 of Lecture Notes in Computer Science, page 19-31. Springer, (2016)Scalable EEG seizure detection on an ultra low power multi-core architecture., , , and . BioCAS, page 86-89. IEEE, (2016)193 MOPS/mW @ 162 MOPS, 0.32V to 1.15V voltage range multi-core accelerator for energy efficient parallel and sequential digital processing., , , , , , , , , and 4 other author(s). COOL Chips, page 1-3. IEEE Computer Society, (2016)Always-ON visual node with a hardware-software event-based binarized neural network inference engine., , , , , and . CF, page 314-319. ACM, (2018)