Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Optimal placement of vertical connections in 3D Network-on-Chip.

T. Xu, G. Schley, P. Liljeberg, M. Radetzki, J. Plosila, and H. Tenhunen. Journal of Systems Architecture - Embedded Systems Design, 59 (7): 441-454 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Xu Chu

Chensheng Xu University of Stuttgart

Tongyu Xu University of Stuttgart

Yichen Xu University of Stuttgart

Dr. -Ing. Xu Chu University of Stuttgart

Other publications of authors with the same name

Detection of Lung Contour with Closed Principal Curve and Machine Learning.T. Peng, Y. Wang, T. Xu, L. Shi, J. Jiang, and S. Zhu. J. Digital Imaging, 31 (4): 520-533 (2018)Change Function of 2D/3D Network-on-Chip.A. Yin, T. Xu, B. Yang, P. Liljeberg, and H. Tenhunen. CIT, page 181-188. IEEE Computer Society, (2011)Optimal memory controller placement for chip multiprocessor.T. Xu, P. Liljeberg, and H. Tenhunen. CODES+ISSS, page 217-226. ACM, (2011)Optimal placement of vertical connections in 3D Network-on-Chip.T. Xu, G. Schley, P. Liljeberg, M. Radetzki, J. Plosila, and H. Tenhunen. Journal of Systems Architecture - Embedded Systems Design, 59 (7): 441-454 (2013)PDNOC: Partially diagonal network-on-chip for high efficiency multicore systems.T. Xu, V. Leppänen, P. Liljeberg, J. Plosila, and H. Tenhunen. Concurrency and Computation: Practice and Experience, 27 (4): 1054-1067 (2015)Tree-model based mapping for energy-efficient and low-latency Network-on-Chip.B. Yang, T. Xu, T. Säntti, and J. Plosila. DDECS, page 189-192. IEEE Computer Society, (2010)Study of Hierarchical N-Body Methods for Network-on-Chip Architectures.T. Xu, P. Liljeberg, and H. Tenhunen. Euro-Par Workshops (2), volume 7156 of Lecture Notes in Computer Science, page 365-374. Springer, (2011)PDNOC: An Efficient Partially Diagonal Network-on-Chip Design.T. Xu, V. Leppänen, P. Liljeberg, J. Plosila, and H. Tenhunen. PPAM (1), volume 8384 of Lecture Notes in Computer Science, page 513-522. Springer, (2013)Parallelized Online Regularized Least-Squares for Adaptive Embedded Systems.T. Pahikkala, A. Airola, T. Xu, P. Liljeberg, H. Tenhunen, and T. Salakoski. IJERTCS, 3 (2): 73-91 (2012)Operating System Processor Scheduler Design for Future Chip Multiprocessor.T. Xu, A. Yin, P. Liljeberg, and H. Tenhunen. ARCS Workshops, page 69-76. VDE Verlag, (2010)