PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Mizuno, Kosuke"

Author of the publication

copydeleteadd this publication to your clipboard
An H.264/AVC MP@L4.1 quarter-pel motion estimation processor VLSI for real-time MBAFF encoding.

, , , , , , , , , and . ICECS, page 1179-1182. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Mizuno, Kosuke
add a person with the name Mizuno, Kosuke
 

Other publications of authors with the same name

An H.264/AVC MP@L4.1 quarter-pel motion estimation processor VLSI for real-time MBAFF encoding., , , , , , , , , and . ICECS, page 1179-1182. IEEE, (2008)Architectural Study of HOG Feature Extraction Processor for Real-Time Object Detection., , , , , and . SiPS, page 197-202. IEEE, (2012)A Smartphone-based Gait Assessment System for the Elderly., , , , and . AMIA, AMIA, (2015)A sub-100-milliwatt dual-core HOG accelerator VLSI for real-time multiple object detection., , , , and . ICASSP, page 2533-2537. IEEE, (2013)A sub 100 mW H.264/AVC MP@L4.1 integer-pel motion estimation processor VLSI for MBAFF encoding., , , , , , , , , and 1 other author(s). ISCAS, page 848-851. IEEE, (2008)A Smartphone-based Posture Measurement System for Physical Therapy Applications - Synchronization of Multiple Devices via Bluetooth Network., , , , , and . SENSORNETS, page 80-83. SciTePress, (2013)Fast and Low-Memory-Bandwidth Architecture of SIFT Descriptor Generation with Scalability on Speed and Accuracy for VGA Video., , , , , , and . FPL, page 608-611. IEEE Computer Society, (2010)An FPGA Implementation of a HOG-based Object Detection Processor., , , , , and . IPSJ Trans. System LSI Design Methodology, (2013)A Low-Power Real-Time SIFT Descriptor Generation Engine for Full-HDTV Video Recognition., , , , , , , , , and . IEICE Transactions, 94-C (4): 448-457 (2011)A Sub-100 mW Dual-Core HOG Accelerator VLSI for Parallel Feature Extraction Processing for HDTV Resolution Video., , , , , and . IEICE Transactions, 96-C (4): 433-443 (2013)