Author of the publication

Distributed clock gating for power reduction of a programmable waveform generator for neural stimulation.

, , , , and . EMBC, page 3878-3881. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Genetic Algorithm for the Estimation of Nonidealities in Continuous-Time Sigma-Delta Modulators., , , and . IEEE Trans. on Circuits and Systems, 61-II (6): 388-392 (2014)An 8.5 mW Continuous-Time ΔΣ Modulator With 25 MHz Bandwidth Using Digital Background DAC Linearization to Achieve 63.5 dB SNDR and 81 dB SFDR., , , and . J. Solid-State Circuits, 46 (12): 2869-2881 (2011)A neural stimulator front-end with arbitrary pulse shape, HV compliance and adaptive supply requiring 0.05mm2 in 0.35μm HVCMOS., , , and . ISSCC, page 306-308. IEEE, (2011)Low power quantizer design in CT Delta Sigma modulators., , , , and . ISCAS, page 1990-1993. IEEE, (2013)Synthesis of Analog Filters on a Continuous-Time FPAA Using a Genetic Algorithm., and . FPL, page 1-4. IEEE, (2006)Interferer Induced Jitter Reduction in Bandpass CT ΣΔ Modulators for Receiver Applications., , , , and . ISCAS, page 1-4. IEEE, (2018)An error estimation technique for lowpass and bandpass ΣΔ ADC feedback DACs using a residual test signal., , , , and . ISCAS, page 73-76. IEEE, (2012)A multi-channel neural stimulator with resonance compensated inductive receiver and closed-loop smart power management., , , and . ISCAS, page 638-641. IEEE, (2013)System-Level Analog Simulation of a Mixed-Signal Continuous-Time Field Programmable Analog Array., , and . IWSOC, page 434-438. IEEE Computer Society, (2005)Synthesis of analog filters on an evolvable hardware platform using a genetic algorithm., , , and . GECCO, page 190-197. ACM, (2007)