Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Stress-Aware Loops Mapping on CGRAs with Dynamic Multi-Map Reconfiguration.

J. Gu, S. Yin, L. Liu, and S. Wei. IEEE Trans. Parallel Distrib. Syst., 29 (9): 2105-2120 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Yin, Shouyi

add a person with the name Yin, Shouyi

Other publications of authors with the same name

Battery aware tasks allocating algorithm for multi-battery operated system.P. Ouyang, S. Yin, L. Liu, and S. Wei. APCCAS, page 875-878. IEEE, (2010)An energy-efficient coarse-grained dynamically reconfigurable fabric for multiple-standard video decoding applications.L. Liu, C. Deng, D. Wang, M. Zhu, S. Yin, P. Cao, and S. Wei. CICC, page 1-4. IEEE, (2013)Extending lifetime of battery-powered coarse-grained reconfigurable computing platforms.S. Yin, P. Ouyang, L. Liu, and S. Wei. DATE, page 1-6. European Design and Automation Association, (2014)CWFP: Novel Collective Writeback and Fill Policy for Last-Level DRAM Cache.S. Yin, W. Xu, J. Li, L. Liu, and S. Wei. IEEE Trans. VLSI Syst., 24 (7): 2548-2561 (2016)Towards Efficient Compact Network Training on Edge-Devices.F. Xiong, F. Tu, S. Yin, and S. Wei. ISVLSI, page 61-67. IEEE, (2019)Constructing Concurrent Data Structures on FPGA with Channels.H. Yan, Z. Li, L. Liu, S. Yin, and S. Wei. FPGA, page 172-177. ACM, (2019)A Novel Composite Method to Accelerate Control Flow on Reconfigurable Architecture (Abstract Only).J. Wang, L. Liu, J. Zhu, S. Yin, and S. Wei. FPGA, page 270. ACM, (2015)An Ultra-High Energy-Efficient Reconfigurable Processor for Deep Neural Networks with Binary/Ternary Weights in 28NM CMOS.S. Yin, P. Ouyang, J. Yang, T. Lu, X. Li, L. Liu, and S. Wei. VLSI Circuits, page 37-38. IEEE, (2018)Sandwich-RAM: An Energy-Efficient In-Memory BWN Architecture with Pulse-Width Modulation.J. Yang, Y. Kong, Z. Wang, Y. Liu, B. Wang, S. Yin, and L. Shi. ISSCC, page 394-396. IEEE, (2019)A novel approach using a minimum cost maximum flow algorithm for fault-tolerant topology reconfiguration in NoC architectures.L. Liu, Y. Ren, C. Deng, S. Yin, S. Wei, and J. Han. ASP-DAC, page 48-53. IEEE, (2015)

PUMA

Disambiguation of "Yin, Shouyi"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Stress-Aware Loops Mapping on CGRAs with Dynamic Multi-Map Reconfiguration.

Please choose a person to relate this publication to

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "Yin, Shouyi"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Stress-Aware Loops Mapping on CGRAs with Dynamic Multi-Map Reconfiguration.

Please choose a person to relate this publication to

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Stress-Aware Loops Mapping on CGRAs with Dynamic Multi-Map Reconfiguration.