PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Lai, Yeong-Kang"

Author of the publication

copydeleteadd this publication to your clipboard
A data-interlacing architecture with two-dimensional data-reuse for full-search block-matching algorithm.

, and . IEEE Trans. Circuits Syst. Video Techn., 8 (2): 124-127 (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

M.Sc Yeonse Kang University of Stuttgart

Rafael Antonio Lainez Reyes University of Stuttgart

Robin Laidig University of Stuttgart

 

Other publications of authors with the same name

A memory interleaving and interlacing architecture for deblocking filter in H.264/AVC., , and . IEEE Trans. Consumer Electronics, 56 (4): 2812-2818 (2010)VLSI architecture design and implementation for BLOWFISH block cipher with secure modes of operation., and . ISCAS (4), page 57-60. IEEE, (2001)Fast Motion Estimation Based on Diamond Refinement Search for High Efficiency Video Coding., and . ICCE, page 1-2. IEEE, (2019)A high-performance and memory-efficient VLSI architecture with parallel scanning method for 2-D lifting-based discrete wavelet transform., , and . IEEE Trans. Consumer Electronics, 55 (2): 400-407 (2009)A reconfigurable IDCT architecture for universal video decoders., and . IEEE Trans. Consumer Electronics, 56 (3): 1872-1879 (2010)3-D graphics processor unit with cost-effective rasterization using valid screen space region., and . IEEE Trans. Consumer Electronics, 59 (3): 705-713 (2013)A Cost Effective Interconnection Network for Reconfigurable Computing Processor in Digital Signal Processing Applications., , , and . IEICE Transactions, 89-C (11): 1674-1675 (2006)Hardware implementation for real-time 3D rendering in 2D-to-3D conversion., , and . ISCAS, page 893-896. IEEE, (2013)A flexible data-interlacing architecture for full-search block-matching algorithm., , and . ASAP, page 96-. IEEE Computer Society, (1997)A high-speed 2-D transform architecture with unique kernel for multi-standard video applications., , and . ISCAS, page 21-24. IEEE, (2008)