Author of the publication

Panel: Future SoC verification methodology: UVM evolution or revolution?

, , , , , , and . DATE, page 1-5. European Design and Automation Association, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Application specific processor design: Architectures, design methods and tools., , and . ICCAD, page 349-352. IEEE, (2010)Virtual Manycore platforms: Moving towards 100+ processor cores., , , , , and . DATE, page 715-720. IEEE, (2011)Hardware/Software Codesign Across Many Cadence Technologies., , and . Handbook of Hardware/Software Codesign, Springer, (2017)Realization of a real time phasecorrelation chipset used in a hierarchical two step HDTV motion vector estimator., , , , , and . ASAP, page 152-155. IEEE, (1993)System-level exploration tools for MPSoC designs., , and . DAC, page 286-287. ACM, (2006)A Design Chain for Embedded Systems., and . IEEE Computer, 35 (3): 100-103 (2002)Virtual platforms: Breaking new grounds., , , , , , and . DATE, page 685-690. IEEE, (2012)Panel: Future SoC verification methodology: UVM evolution or revolution?, , , , , , and . DATE, page 1-5. European Design and Automation Association, (2014)Methodology and technology for virtual component driven hardware/software co-design on the system-level., , , , and . ISCAS (6), page 456-459. IEEE, (1999)Software Standards for the Multicore Era., , , , , and . IEEE Micro, 29 (3): 40-51 (2009)