PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Morad, Ronny"

Author of the publication

copydeleteadd this publication to your clipboard
Panel: Future SoC verification methodology: UVM evolution or revolution?

, , , , , , and . DATE, page 1-5. European Design and Automation Association, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Univ. -Prof. Dr. Ronny Nawrodt University of Stuttgart

Kowsar Moradihaji University of Stuttgart

 

Other publications of authors with the same name

SLAM: SLice And Merge - Effective Test Generation for Large Systems., , , , and . Haifa Verification Conference, volume 8244 of Lecture Notes in Computer Science, page 151-165. Springer, (2013)Special Session on Debugging., , , and . Haifa Verification Conference, volume 6504 of Lecture Notes in Computer Science, page 24-28. Springer, (2010)Panel: Future SoC verification methodology: UVM evolution or revolution?, , , , , , and . DATE, page 1-5. European Design and Automation Association, (2014)Solutions to IBM POWER8 verification challenges., , , , , , , , , and 12 other author(s). IBM Journal of Research and Development, (2015)Ontology-Based Tools in the Service of Hardware Verification., , , , , , , , and . SEKE, page 303-308. Knowledge Systems Institute Graduate School, (2010)ArChiVED: Architectural checking via event digests for high performance validation., , , , and . DATE, page 1-6. European Design and Automation Association, (2014)Approximating checkers for simulation acceleration., , , , , , and . DATE, page 153-158. IEEE, (2012)IBM system z functional and performance verification using X-Gen., , , and . HLDVT, page 93-100. IEEE Computer Society, (2008)Hybrid checking for microarchitectural validation of microprocessor designs on acceleration platforms., , , , , , , and . ICCAD, page 311-317. IEEE, (2013)Unveiling difficult bugs in address translation caching arrays for effective post-silicon validation., , , , , , and . ICCD, page 544-551. IEEE Computer Society, (2016)