PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Dutta, Hritam"

Author of the publication

copydeleteadd this publication to your clipboard
Acceleration of Multiresolution Imaging Algorithms: A Comparative Study.

, , , , and . ASAP, page 211-214. IEEE Computer Society, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Dutta, Hritam
add a person with the name Dutta, Hritam
 

Other publications of authors with the same name

Massively Parallel Processor Architectures: A Co-design Approach., , , , , , , , and . ReCoSoC, page 61-68. Univ. Montpellier II, (2007)Mapping of Regular Nested Loop Programs to Coarse-Grained Reconfigurable Arrays - Constraints and Methodology., , and . IPDPS, IEEE Computer Society, (2004)Acceleration of Multiresolution Imaging Algorithms: A Comparative Study., , , , and . ASAP, page 211-214. IEEE Computer Society, (2009)A Design Methodology for Hardware Acceleration of Adaptive Filter Algorithms in Image Processing., , , , and . ASAP, page 331-340. IEEE Computer Society, (2006)A holistic approach for tightly coupled reconfigurable parallel processors., , , , , and . Microprocessors and Microsystems - Embedded Hardware Design, 33 (1): 53-62 (2009)Regular mapping for coarse-grained reconfigurable architectures., , and . ICASSP (5), page 57-60. IEEE, (2004)A Unified Retargetable Design Methodology for Dedicated and Re-Programmable Multiprocessor Arrays: Case Study and Quantitative Evaluation., , , , , and . ERSA, page 14-24. CSREA Press, (2007)Efficient Mapping of Multiresolution Image Filtering Algorithms on Graphics Processors., , , and . SAMOS, volume 5657 of Lecture Notes in Computer Science, page 277-288. Springer, (2009)Synthesis and exploration of loop accelerators for systems-on-a-chip.. University of Erlangen-Nuremberg, (2011)Performance Matching of Hardware Acceleration Engines for Heterogeneous MPSoC Using Modular Performance Analysis., , and . ARCS, volume 5455 of Lecture Notes in Computer Science, page 233-245. Springer, (2009)