Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

MacroMap: A technology mapping algorithm for heterogeneous FPGAs with effective area estimation.

X. Wei, J. Chen, Q. Zhou, Y. Cai, J. Bian, and X. Hong. FPL, page 559-562. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sonja Cais University of Stuttgart

Other publications of authors with the same name

Priority-Based Routing Resource Assignment Considering Crosstalk.Y. Cai, B. Liu, Y. Xiong, Q. Zhou, and X. Hong. J. Comput. Sci. Technol., 21 (6): 913-921 (2006)Modeling and Analysis of Mesh Tree Hybrid Power/Ground Networks with Multiple Voltage Supply in Time Domain.Y. Cai, J. Shi, Z. Luo, and X. Hong. J. Comput. Sci. Technol., 20 (2): 224-230 (2005)Design-Rule-Aware Congestion Model with Explicit Modeling of Vias and Local Pin Access Paths.Z. Qi, Y. Cai, and Q. Zhou. J. Comput. Sci. Technol., 30 (3): 614-628 (2015)Application of optical proximity correction technology.Y. Cai, Q. Zhou, X. Hong, R. Shi, and Y. Wang. Science in China Series F: Information Sciences, 51 (2): 213-224 (2008)Optimization of via distribution and stacked via in multi-layered P/G networks.Y. Cai, J. Shi, and S. Li. Integration, 43 (3): 318-325 (2010)A thermal-driven force-directed floorplanning algorithm for 3D ICs.Y. Huang, Q. Zhou, Y. Cai, and H. Yan. CAD/Graphics, page 497-502. IEEE, (2009)Bridging the Gap between Global Routing and Detailed Routing: A Practical Congestion Model.Z. Qi, Y. Cai, and Q. Zhou. CAD/Graphics, page 74-80. IEEE, (2013)Activity-Aware Registers Placement for Low Power Gated Clock Tree Construction.W. Shen, Y. Cai, X. Hong, and J. Hu. ISVLSI, page 383-388. IEEE Computer Society, (2007)A novel fine-grain track routing approach for routability and crosstalk optimization.Z. Qi, Q. Zhou, Y. Jia, Y. Cai, Z. Li, and H. Yao. ISQED, page 621-626. IEEE, (2011)SUALD: Spacing uniformity-aware layout decomposition in triple patterning lithography.Z. Chen, H. Yao, and Y. Cai. ISQED, page 566-571. IEEE, (2013)

PUMA

Disambiguation of "Cai, Yici"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

MacroMap: A technology mapping algorithm for heterogeneous FPGAs with effective area estimation.

Please choose a person to relate this publication to

Sonja Cais University of Stuttgart

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "Cai, Yici"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML MacroMap: A technology mapping algorithm for heterogeneous FPGAs with effective area estimation.

Please choose a person to relate this publication to

Sonja Cais University of Stuttgart

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

MacroMap: A technology mapping algorithm for heterogeneous FPGAs with effective area estimation.